The results of 12 well-known and three fault-primitive-based memory test algorithms applied to 0.13 micron technology 512 kB single-port SRAMs are presented. Each test algorithm is used with up to 16 different stress combinations (SCs) (i.e. different address sequences, data backgrounds and voltages) resulting in 122 tests. The results show that SCs influence the fault coverage (FC) of the test algorithms, that the highest FC is obtained at a low voltage level and that the highest detected number of unique faults is obtained at a high voltage level. They also show that the tests with the most promising FC, based on the theory, also tend to have the highest FC in practice. Moreover, the test results show that some algorithms detect faults that cannot be explained with the existing fault models, indicating that the existing fault models still leave much to be explained; for example, no theoretical basis exists to model the stresses and the predicted FC for a given test.
Introduction
Random access memories, which are an integral part of any ULSI chip (e.g. a microprocessor), are widely considered to be one of the most critical components of current digital systems, not only because the memory share of the chip area is increasing and is expected to be about 94% in 2014 [1] , but also because of technology shrinking, which makes memories more sensitive to defects. Tests for semiconductors' memories have experienced a long development process. Before 1980, tests had very long test times for a given fault coverage (FC) (i.e. the number of detected faults divided by the number of total faults), typically of order O(n 2 ), where n is the size of the memory. Such tests can be classified as the ad hoc tests because of the absence of fault models and proofs. Tests such as zero one, GALPAT and Walking 1/0 belong to this class [2] .
To reduce the test time and improve the FC, test development has been focused on the possible faults that can appear in the memory. For that reason, functional fault models, which are abstract fault models, were introduced during the early 1980s. The advantage of these models was that the FC could be proven while the test time was usually of order O(n), that is, linear with the size of the memory. Some important functional fault models introduced in that time period were the stuck-at fault, the address decoder fault (AF ) [3] , the coupling fault (CF) [4 -6] and the neighbourhood pattern sensitive fault [7, 8] . These functional fault models were abstract fault models not based on real memory design and/or real defects. To reflect the faulty behaviour of real defects in real designs, defect injection and circuit simulation, as well as inductive fault analysis (IFA) [9, 10] , were introduced and used. IFA is a systematic procedure to predict the faults in an integrated circuit by injecting spot defects in the simulated geometrical representation of the circuit. It allows for the establishment of the fault models based on simulated defects in real designs. The result was that new functional fault models were introduced [11] , for example the state coupling fault, the data retention fault, the stuck open fault, and the un-restored write fault [12] . After the introduction of the functional fault models, march tests have become the dominant type of tests because of their advantages. Their test times are linear with the size of the memory, and the FC of the considered fault models can be mathematically proven. Many march tests have been introduced with different degrees of success [2 - 6, 11, 13 -17] .
In the late 1990s, the experimental results of applying a large number of tests to a large number of chips [18 -22] indicated that many functional tests detect faults which cannot be explained with the existing fault models at that time. This led to the introduction of the framework of all possible fault models for memories based on the fault primitive (FP) concept [23, 24] . The concept of FP also allowed for the classification of the memory faults framework in different classes: static against dynamic [23, 25] (i.e. depending on the number of operations required to sensitise the fault), simple against linked [7, 26, 27] (i.e. depending on the way the FPs manifest themselves) and so on. The framework's classes have been analysed experimentally to investigate their validity. This led to the introduction of new fault models [17, [28] [29] [30] : write disturb fault, incorrect read fault, transition CF and so on.
In our previous work, we introduced three FP-based tests to target three different fault classes: March SS [31] for static faults, March RAW [25] for dynamic faults and March SL [27] for linked faults. The question is how efficient are these FP-based tests in practice when compared with the traditional tests for advanced semiconductor memories. To answer this question, a memory test experiment at Intel was performed; the results and their analysis are summarised in this paper. The paper is organised as follows: Section 2 gives an overview of the used BTs and stresses in the experiment; Section 3 describes the test results; Section 4 compares the fault coverage (FC) of the FP-based BTs and that of the traditional BTs; Section 5 analyses the impact of stresses on the FP-based tests; Section 6 presents an optimal set of BTs and stresses; Section 7 presents conclusions. This paper presents the results of a test set consisting of 15 base tests (BTs) (i.e. test algorithms), each with up to 16 stress combinations (SCs) (e.g. different address sequences, data backgrounds (DBs) and voltages) resulting in 122 tests applied to 0.13 micron technology 512 kB single-port SRAMs; the testing was performed at 200 MHz using direct access mode. Note that a test consists of a BT applied using a particular SC. The design of the memory under consideration is based on 6T cells with required peripherals' circuits (sense amplifiers, precharge circuits, write drivers address decoders, etc.).
Used BTs and stresses
This section gives an overview of the used BTs and stresses during the memory test experiment. Table 1 lists the used BTs; the test length 'TL' of each BT is also included where n denotes the size of the memory cell array, C the number of columns and R the number of rows. The used march notation is explained as follows [6] : a complete march test is delimited by the 'f. . .g' bracket pair, whereas a march element is delimited by the '(. . .)' bracket pair. March elements are separated by semicolons, and the operations within a march element are separated by commas. Note that all operations of a march element are performed at a certain address before proceeding to the next address, which can be done in either an increasing ( * ) or a decreasing ( + ) address order. When the address order is not relevant, the symbol ( m ) is used. As mentioned previously, the set of used BTs in the experiment consists of three FP-based BTs and only 12 well-known traditional BTs (because of time constraints). The BTs with the most promising FC and unique fault (UF) detection were selected [3, 13, 18, 20 -22, 32] .
Overview of used BTs

FP-based BTs:
The FP-based BTs consist of three march tests listed in the first block of Table 1 . † March SS [31, 32] to target all simple static memory faults. Static faults are faults sensitised by performing at most one operation; for example, the state of the cell is always stuck at one, a read operation to a certain cell causes that cell to flip. Simple faults are faults which cannot influence the behaviour of each other. That means that the behaviour of a simple fault cannot change the behaviour of another one; therefore masking cannot occur. † March RAW [25] to target some dynamic faults. Dynamic faults are faults that can only be sensitised by performing more than one operation sequentially; for example, two successive read operations cause the cell to flip; however, if only one read operation is performed, the cell will not flip [29, 30] . March RAW is designed to target dynamic faults caused by read-after-write operations that have been observed in real designs [25] . † March SL [27] to target all simple linked faults. Linked faults are faults that influence the behaviour of each other [3, 7, 26] . That means that the behaviour of a certain fault can change the behaviour of another one such that masking can occur. Masking makes the testing of linked faults very complex when compared with testing of simple faults.
Traditional BTs:
A set of 12 well-known BTs has been selected for the experiment; BTs with the most promising FC and unique fault detection were selected. They are listed in the second block of Table 1 . For Hammer, the notation for example, 10 Ã w1 means that the write operation is performed ten times successively to the same cell. As the original versions of GALPAT and Walking 1/0 have a March SS [31] 22n m *(r0,r0,w0,r0,w1); *(r1,r1,w1,r1,w0); +(r0,r0,w0,r0,w1); +(r1,r1,w1,r1,w0); m(r0)g
March RAW [25] 26n fm(w0); *(r0, w0,r0,r0,w1,r1); *(r1,w1,r1,r1,w0,r0); +(r0,w0,r0,r0,w1,r1); +(r1,w1,r1,r1,w0,r0);
March SL [27] 41n fm(w0); *(r0,r0,w1,w1,r1,r1,w0,w0,r0,w1); *(r1,r1,w0,w0,r0,r0,w1,w1,r1,w0); +(r0,r0,w1,w1,r1,r1,w0,w0,r0,w1); +(r1,r1,w0,w0,r0,r0,w1,w1,r1,w0)g SCAN [13] 4n f*(w0); *(r0); *(w1); *(r1)g
fm(w0); *(r0,w1); +(r1,w0,r0)g March C-[4] 10n fm(w0); *(r0,w1); *(r1,w0); +(r0,w1); +(r1,w0); m(r0)g PMOVI [16] 13n f+(w0); *(r0,w1,r1); *(r1,w0,r0); +(r0,w1,r1); +(r1,w0,r0)g
March SR [17] 14n f+(w0); *(r0,w1,r1,w0); *(r0,r0); *(w1); +(r1,w0,r0,w1); +(r1,r1)g March G [6] 23n fm(w0); *(r0,w1,r1,w0,r0,w1); *(r1,w0,w1); +(r1,w0,w1,w0); +(r0,w1,w0); *(r0,w1,r1); *(r1,w0,r0)g
Hammer [21] 49n f*(w0); *(r0,10 Ã w1,r1); *(r1,10 Ã w0,r0); +(r0, 10 Ã w1,r1); +(r1,10 Ã w0,r0)g
p n) versions of GALPAT are: GalColumn and GalRow. For example, for GalColumn the read action is restricted to only the cells in the same column as the base cell, instead of galloping through the memory. For GalRow and GalColumn, the notation, for example, row(r0,r1 b ) means apply an r0 (read 0) operation in an incrementing order to the cells of the row of the base cell and apply r1 (read 1) operation to the base cell after each r0 operation; a similar explanation applies to col(r0,r1 b ). Similarly, for WalkRow and WalkColumn, the notation, for example, row(r0) means apply an r0 operation using an incrementing address order to the row of the base cell and skip the base cell; a similar explanation applies to col(r0).
Used stresses
Each BT has been applied using several different SCs. An algorithm SC specifies the way the test is performed, and therefore it influences the sequence and/or the type of the memory operations. The used stresses are the address directions and the DBs.
The used addressing directions consist of fx and fy.
'Fast x' (fx): 'Fast x' addressing is simply incrementing or decrementing the address in such a way that each step goes to the next row. Table 2 lists the 61 tests applied at both high voltage and low voltage; a test consists of a BT (i.e. test algorithm) applied using a particular SC. The total number of tests is then the number of BTs (i.e. 15), each multiplied with the corresponding number of SCs (#SC) and with 2 fhigh-and low-voltage testingg, that is, total tests ¼ S(BT i Ã (#SC i ) Ã 2) ¼ 122. The column 'TT/SC' gives the test time, in milliseconds (ms), of each BT using a single SC for the tested chip. To calculate the test time per BT, the 'TT/SC' has to be multiplied with '#SC' and with 2 fhigh-and low-voltage testingg. The total test time of all tests is 160.942 ms/chip, where the four non-linear BTs consume about 43% of the total test time. In the table, the solid, the checkerboard, the column stripe and the row stripe DBs are denoted as 's', 'c', 'cs' and 'rs', respectively, the addressing directions are denoted as 'fx' and 'fy'. A ' þ ' in the table indicates that the corresponding SC is applied, and a '2' denotes that it is not; for example, WalkRow is used with fy (fast y) and s (solid) DB. Because of time constraints, only stresses with the most promising FC for traditional BTs were selected [3, 13, 18, [20] [21] [22] 32] . From now on, we will concentrate only on the chips that did not fail all tests, as they are the most interesting. Fig. 1 shows the Venn diagram of the influence of the voltage levels on detectable faults, as derived from the test results database. The total number of devices found to be faulty is: 31 þ 171 þ 52 ¼ 254. The FC at HVcc testing is 202 out of 254, whereas the FC at LVcc testing is 223 out of 254. Note that 171 faults are detected both at LVcc and HVcc. In addition, 52 faults are detected at LVcc only, whereas 31 faults are detected at high voltage only. This clearly explains the necessity of testing at both voltages in order to achieve a good FC. Low voltage testing is important for detecting faults caused by high-ohmic bridges [20, 33, 34] , whereas high voltage testing is important for detecting resistive open defects [30, 35, 36] .
As the database of the test results is very large, it has to be simplified for analysis purposes. Therefore we will first consider the FC of each BT. The FC of a BT is the union of the FCs of its corresponding SCs. A die belongs to the union (i.e. considered detected by a BT) if at least one SC of that BT found the die to be faulty. For example, MATSþ is implemented using fx-s (i.e. 'fast x' and solid DB) and fy-s; the fault is considered detected if at least one of the two MATSþ tests detects the fault (Table 2) . Table 3 shows the unions and intersections of the 15 BTs for HVcc and Table 4 shows the results for LVcc. A die belongs to the union of two BTs if at least one of the two BTs found the die to be faulty and belongs to the intersection of two BTs if both BTs found the die to be faulty. The first column in each table gives the BT number; the second column gives the name of the BT. The column 'FC' lists the FC of the corresponding BT; the column 'UFs' gives number of unique faults (UFs) each BT detects. UFs are faults that are only detected once with a single test; for example, at HVcc, GalRow detects nine UFs that are not detected with any other test.
The union and intersection of each pair of BTs are shown in the rest of the tables. The numbers on the diagonal in bold give the FC of the BTs, which are also listed in the column 'FC'; for example, at HVcc, March SS has FC ¼ 184. The part above the main diagonal shows the union for each BT pair, whereas the part under the diagonal lists the intersection of each BT pair; for example, at HVcc, the union of Table 5 together with their FC and the number of UFs (#UFs) each detects. (Table 4) .
It is important to note here that the three FP-based BTs (i.e. March SS, March SL and March RAW) score very high for both HVcc and LVcc testing.
Using Tables 3 and 4 , i t is possible t o determine the BTs detecting supersets of faults in comparison with the other BTs in this experiment. For example, GalColumn detects a superset of WalkColumn at HVcc testing (Table 3) ; this is because the intersection of the two tests is 160 (which is the FC of WalkColumn), and their union is 164 (which is the FC of GalColumn). Keep in mind that in this experiment, the number of stresses used with each BT is not the same for all BTs (Table 2) . Determining the BTs detecting supersets allows for deriving a reduced set of BTs that has the same FC as the initial test set ( Table 1 ). The reduced set is given in Table 6 ; it consists of nine BTs for HVcc as well as for LVcc, where eight BTs are common.
FP-based BTs analysis
In this section, the evaluation of the FC of three FP-based BTs (denoted as FP-BTs) (i.e. March SS, March SL and March RAW) will be done and compared with the FC of the other 12 BTs. One useful way to do that is to calculate Table 5 ). Note that the total number of UFs is 12 and that March SL detects one of them. Consider now the set of the three BTs shown in Table 5 , which detect UFs at HVcc (March SL is excluded); let 'H-UF-BTs' denote this set of BTs (i.e. H-UF-BTs ¼ fGalRow, Hammer, Scang). The analysis of the FC of H-UF-BTs reveals that the union of their FC is 198 out of 202 faults, as is shown in Fig. 2b . In addi tion, the union of H-UF-BTs with the FP-BTs achieves 100% FC (i.e. 202 from 202). Note that 188 out of 202 faults are covered by the FP-BTs and that the latter detects four faults that are missed by H-UF-BTs. Thus, the FC achieved with the initial test set of 15 BTs can also be achieved with a short test set consisting six BTs: three FP-BTs and three H-UF-BTs.
Analysis at HVcc testing
Any fault detected with FP-BTs can (probably) be explained because these BTs target well predefined faults. However, most detected UFs (by empirical tests) cannot be explained with the well-known fault models; this means that additional faults exist that still should be modelled. The detected UFs call for a detailed analysis in order to understand the defect mechanisms behind them; a deep understanding of the defect mechanisms and their faulty behaviour will allow for modelling the faults and for introducing shorter/optimal BTs that cover such faults. As has been shown in Section 3, there are no BTs detecting UFs at LVcc (Table 5 ). The questions are now what are the faults missed by the FP-BTs and which BTs (from the initial BT set) have to be added to the FP-BTs in order to achieve the complete FC, that is, 223/223. A detailed analysis showed that at least Hammer should be added. The next questions are then what kind of faults a Hammer detects and how they can be modelled. These issues remain still to be worked out.
Analysis at LVcc testing
On the basis of the analysis, one can derive an optimal set of BTs detecting all faults at HVcc, as well as at LVcc (Table 7) . Testing at HVcc requires six BTs and at LVcc requires four BTs; four BTs are common. Inspecting the table reveals that some of the BTs are empirical tests (e.g. Table 6 : Reduced set of BTs with 100%FC GalRow, Hammer), not designed to target well-defined fault models. Such tests detect faults that cannot be explained with the well-known fault models; they remain still to be understood and to be modelled. This will allow for developing low-cost fault model BTs. Questions like the following still remain to be answered: (a) what are the defect mechanisms behind faults detected by GalRow and Hammer, (b) how they can be modelled at the functional level, (c) can we develop optimal BTs for such faults and so on.
Effect of SCs on the FP-based BTs
As is known, choosing an appropriate stress to be used with a certain BT has a large impact on the FC. Therefore it makes sense to discuss the impact of the SCs on the FC of the three FP-BTs and to find out what are the best SCs that the three FP-BTs have to be used with (from the performed experiment point of view).
A detailed analysis has been done for the impact of the SCs on the FC of the three FP-BTs. The results are summarised in Table 8 . It gives the FC of each SC with the three FP-BT and also lists the minimal number of SCs to be used with each of the three FP-BTs in order to achieve the maximal FC. The minimal SCs that have to be used with each FP-BT (in order to achieve 100% FC) is given in bold. For example, at HVcc testing, March SS requires the use of only two SCs: (fy, cs) and (fy, rs). If the number is given within '( )', then it means that only one of such SCs is required. For example, March SL at LVcc requires the use of (fx, c), (fx, cs), (fy, s) and one of the following SCs: (fx, rs), (fy, c) or (fy, cs). On the basis of Table 8 , we can conclude that: † Instead of using an initial set of 48 SCs for FP-BTs (i.e. 16 fthe # of SCs including HVcc and LVccg Â 3 fthe three FPBTsg), one can only use 20 SCs while achieving the same FC: 7 SCs at HVcc and 13 SCs at LVcc.
† For achieving a 100% FC, the number of SCs required at HVcc is much less than that required at LVcc; for example, March SS requires only two SCs at HVcc, whereas it requires five SCs at LVcc (see last row of Table 8 ). † Generally speaking, using FP-BTs with fy addressing scores better than with fx addressing. † A special analysis done showed the following:
-for March SS: (fy, rs) covers (fx, c), (fx, cs), (fx, rs) and (fx, s) at HVcc testing.
-for March RAW: (fy, rs) covers (fy, s) irrespective of the voltage at which testing is done. In addition, at HVcc testing (fy, rs) also covers (fx, cs) and (fy, cs).
-for March SL: (fx, cs) covers (fx, rs), and (fy, cs) covers (fy, c) at HVcc testing.
Optimal test set and SCs
For the performed memory test experiment, it has been shown in Section 4 that in order to achieve the same FC as that of the initial 15 BTs (with a total of 122 SCs), only a minimal set of six BTs is required (Table 6 ). In order to obtain an idea about the impact of selecting appropriate SCs on the overall test time while keeping the same FC, the minimal number of SCs that have to be used with the minimal test set (i.e. six BTs) will be presented. Table 9 gives the SCs needed to be used with each of the six BTs. The column 'TT/SC' lists the test time of each BT per SC; the column '#SC' gives the number of SCs each BT has to be used with at HVcc and LVcc; for example, March SS has to be used with two SCs at HVcc and five SCs at LVcc. An 'HL' in the table denotes that the SC is used both at HVcc and LVcc, an 'L' only at LVcc, an 'H' only at HVcc and a '-' not used. For example, Hammer is used only with (fx, s) at HVcc and LVcc. The minimal number of SCs required to achieve the FC achieved with the initial 122 SCs is only 26: 12 SCs at HVcc and 14 SCs at LVcc. Note that Scan was initially used with four SCs at HVcc and LVcc. However, the impact of the stress on the FC at HVcc showed that only three SCs are required in order to achieve the same FC. At LVcc, Scan is not required ( Table 7) . The required test time for the initial test set was 160.942 ms/chip; however with the optimal test set, the required test time is just 30.498 ms/chip (i.e. a reduction factor of 5.3).
This clearly indicates the importance of test optimisation and the overall test time reduction. Optimising the test set means, in addition to selecting appropriate BTs, also selecting the minimal number of SCs that has to be associated with each BT in order to achieve the maximal FC. Unfortunately so far, there is no theoretical model to correlate the FC with SCs for a given BT. [33, 34] . † Testing at high voltage is shown to be more important for the detection of resistive opens [30, 35] . The faulty behaviour of resistive opens manifests itself mainly as a dynamic fault, that is, time-related faults. † For the memory under consideration, the sensitivity to the bridges tends to be higher than that to opens. This can be explained by the high FC achieved by LVcc testing when compared with HVcc testing. † The three FP-based tests (i.e. March SS, March SL and March RAW) score overall much better than the traditional tests. In addition, the FP-BTs score better when used with 'fast y' rather than 'fast x' addressing. 'Fast x' addressing is more suitable for the detection of row address decoder faults (AFs) and faults in the peripheral circuits (i.e. sense amplifiers, precharge circuits, mux's etc.) [37] . That 'fast y' scores better than 'fast x' in our experiment can be explained by the fact that such faults are less important for the memory under consideration than the memory cell array faults and the column AFs (which require 'fast y' for their detection). † The best test, in terms of detecting UFs, is GalRow. However, it detects considerably fewer faults. GalRow is powerful in detecting dynamic faults (i.e. time-related faults) due to resistive open defects either in the column decoder or in the memory cell array single rows (for example, a resistive defect at a via shared by two adjacent cells in the same row) [37] . † To reduce the test time, the non-linear tests have to be eliminated. This requires a better understanding of the detected (unique) faults such that they can be modelled and linear optimised tests can be designed. Random testing methods may be an alternative solution for the detection of not yet modelled faults for complex memories of small sizes [38 -40] . † The tests with the most promising FC, based on what could be expected from the theory, also have the highest FC in practice. However many detected faults still leave much to be explained.
It is important to note that these results are, of course, design dependent. Even if the core of memory under consideration is based on the standard 6T cells, other design implementations (i.e. layouts) and/or fabrication processes will have most likely different results. For example, one memory layout can be more sensitive to bridges between cells belonging to the same row and another layout can be more sensitive to bridges (and/or opens) between cells in the same column. Also, because the size of the experiment is limited, some effects may not have been noticed. Therefore the validity of data cannot be generalised. The following issues still remain to be resolved. † Understand the defect mechanisms behind the detected UFs. This will allow for modelling them at the functional level and for developing optimal tests. † As the memories grow in size and speed, the lines carrying those signals will have, in addition to a high load, a high parasitic capacitance. This increases their sensitivity for delay-and timing-related faults because of their capacitive coupling with other signals, power and ground lines and so on. Moreover, the significance of the resistive opens is considered to increase in current and future technologies [41] , not only because of the copper wiring but also the presence of many, long interconnections and the growing number of metal layers and vias. As the partial resistive opens behave as delay-and time-related faults, these faults will become more important in the new memory technologies [36, 42 -44] . 
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